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mitted signals. A major impediment to
accurate measurement of phase drifts
over time by the prior method is the fact
that although DSN reference-frequency
sources separate from the transmitting
signal sources are stable and accurate
enough for most DSN purposes, they are
not stable enough for use in maintain-
ing phase calibrations, as required, to
within a few degrees over times as long
as days or possibly even weeks. By elimi-
nating reliance on the reference-fre-
quency subsystem, the present method
overcomes this impediment.
In a DSN array to which the present
method applies (see figure), the mi-
crowave signals to be transmitted are
generated by exciters in a signal-process-
ing center, then distributed to the anten-
nas via optical fibers. At each antenna,
the signals are used to drive a microwave
power-amplifier train, the output of
which is coupled to the antenna for
transmission. A small fraction of the
power-amplifier-train output is sent back
to the signal-processing center along an-
other optical fiber that is part of the
same fiber-optic cable used to distribute
the transmitted signal to the antenna. In
the signal-processing center, the signal
thus returned from each antenna is de-
tected and its phase is compared with
the phase of the signal sampled directly
from the corresponding exciter. It is
known, from other measurements, that
the signal-propagation path length from
the power-amplifier-train output port to
the phase center of each antenna is suffi-
ciently stable and, hence, that sampling
the signal at the power-amplifier-train
output port suffices for the purpose of
characterizing the phase drift of the
transmitted signal at the phase center of
the antenna.
In this method, the phase comparison
is performed continuously while the
transmitting frequency is ramped as a
known function of time. On the basis of
the fundamental relationships among
frequency, phase, and signal-propagation
path length, it can be shown that if the
sweep for a given antenna is started at
frequency f and the phase-comparison
measurement is found to change by an
amount Δθ when the frequency has
changed by an amount ΔΔf, then 
Δθ = (2π/c)(f Δd + dΔf+ ΔdΔf), 
where c is the speed of light in the fiber-
optic cable or other signal-propagation
medium and Δd is the change in the
path length during the frequency-
sweep interval. If the frequency is
ramped over an interval just large
enough to cause Δθ = 2π and the ramp
is rapid enough that Δd is negligible
during the measurement time interval,
then after straightforward algebraic ma-
nipulation of the above equation for
Δθ, the electrical length can be esti-
mated by the simple equation d = c/Δf, 
It must be recognized that the phase-
comparison measurement used in this
method is a round-trip phase-difference
measurement: as such, it does not inher-
ently distinguish between round-trip and
one-way phase effects. Inasmuch as the
primary goal of the measurement is to es-
timate the phase drift at the phase center
of the antenna, it is important to distin-
guish between (1) round-trip phase accu-
mulation, for which approximately half
of the measured phase applies at the
phase center, and (2) phase drifts in the
power-amplifier train, which are one-way
effects that contribute in their entirety
to the phase drift at the phase center of
the antenna. 
This work was done by Leslie Paal, Ryan
Mukai, Victor Vilnrotter, Timothy Cornish,
and Dennis Lee of Caltech for NASA’s Jet
Propulsion Laboratory. Further information is
contained in a TSP (see page 1). NPO-44611
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The Signal-Distribution and Phase-Measurement Subsystems for two antennas in an array are de-
picted here in greatly simplified form to illustrate the present phase-measurement method.
A device denoted a board saver has
been developed as a means of reduc-
ing wear and tear of a printed-circuit
board onto which an antifuse field-
programmable gate array (FPGA) is to
be eventually soldered permanently
after a number of design iterations.
The need for the board saver or a sim-
ilar device arises because (1) antifuse-
FPGA design iterations are common
and (2) repeated soldering and unsol-
dering of FPGAs on the printed-circuit
board to accommodate design itera-
tions can wear out the printed-circuit
board. The board saver is basically a
solderable/unsolderable FPGA recep-
tacle that is installed temporarily on
the printed-circuit board.
The board saver is, more specifically, a
smaller, square-ring-shaped, printed-cir-
cuit board (see figure) that contains half
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A printed-circuit board is protected against repeated soldering and unsoldering.
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via holes — one for each contact pad —
along its periphery. As initially fabri-
cated, the board saver is a wider ring
containing full via holes, but then it is
milled along its outer edges, cutting the
via holes in half and laterally exposing
their interiors. The board saver is posi-
tioned in registration with the desig-
nated FPGA footprint and each via hole
is soldered to the outer portion of the
corresponding FPGA contact pad on the
first-mentioned printed-circuit board.
The via-hole/contact joints can be in-
spected visually and can be easily unsol-
dered later. 
The square hole in the middle of the
board saver is sized to accommodate
the FPGA, and the thickness of the
board saver is the same as that of the
FPGA. Hence, when a non-final FPGA
is placed in the square hole, the com-
bination of the non-final FPGA and
the board saver occupy no more area
and thickness than would a final FPGA
soldered directly into its designated
position on the first-mentioned circuit
board. The contact leads of a non-final
FPGA are not bent and are soldered, at
the top of the board saver, to the cor-
responding via holes. A non-final
FPGA can readily be unsoldered from
the board saver and replaced by an-
other one. Once the final FPGA design
has been determined, the board saver
can be unsoldered from the contact
pads on the first-mentioned printed-
circuit board and replaced by the final
FPGA.
This work was done by Andrew Berkun
of Caltech for NASA’s Jet Propulsion Labo-
ratory. Further information is contained in a
TSP (see page 1). NPO-44745
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The Board Saver is shown here in a simplified plan view (greatly reduced number of via holes) and not
to scale, to facilitate understanding of its basic layout.
Outer Portion Machined Away,
Exposing Half Via Holes Half Via Holes
The figure schematically depicts an
oscillator circuit for driving a piezoelec-
tric transducer to excite vibrations in a
mechanical structure. The circuit was
designed and built to satisfy application-
specific requirements to drive a selected
one of 16 such transducers at a regu-
lated amplitude and frequency chosen
to optimize the amount of work per-
formed by the transducer and to com-
pensate for both (1) temporal variations
of the resonance frequency and damp-
ing time of each transducer and (2) ini-
tially unknown differences among the
resonance frequencies and damping
times of different transducers. In other
words, the circuit is designed to adjust it-
self to optimize the performance of
whichever transducer is selected at any
given time. The basic design concept
may be adaptable to other applications
that involve the use of piezoelectric
transducers in ultrasonic cleaners and
other apparatuses in which high-fre-
quency mechanical drives are utilized.
This circuit includes three resistor-ca-
pacitor networks that, together with the
selected piezoelectric transducer, consti-
tute a band-pass filter having a peak re-
sponse at a frequency of about 2 kHz,
which is approximately the resonance
frequency of the piezoelectric transduc-
ers. Gain for generating oscillations is
provided by a power hybrid operational
amplifier (U1). A junction field-effect
transistor (Q1) in combination with a re-
sistor (R4) is used as a voltage-variable
resistor to control the magnitude of the
oscillation. The voltage-variable resistor
is part of a feedback control loop: Part of
the output of the oscillator is rectified
and filtered for use as a slow negative
feedback to the gate of Q1 to keep the
output amplitude constant. The re-
sponse of this control loop is much
slower than 2 kHz and, therefore, does
not introduce significant distortion of
the oscillator output, which is a fairly
clean sine wave.
The positive AC feedback needed to
sustain oscillations is derived from sam-
pling the current through the piezoelec-
tric transducer. This positive AC feedback,
in combination with the slow feedback to
the voltage-variable resistors, causes the
overall loop gain to be just large enough
to keep the oscillator running.
The positive feedback loop includes
two 16-channel multiplexers, which are
not shown in the figure. One multiplexer
is used to select the desired piezoelectric
transducer. The other multiplexer, which
is provided for use in the event that there
are significant differences among the
damping times of the 16 piezoelectric
transducers, facilitates changing the value
of one of the resistors in the positive-feed-
back loop to accommodate the damping
time of the selected transducer.
Circuit for Driving Piezoelectric Transducers
Circuits similar to this one could be useful in ultrasonic cleaners.
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